

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Kevin E. Sallese

Assignee:

Lattice Semiconductor Corporation

Title:

Programmable Logic Device With A Memory-Based Finite State

Machine

Serial No.:

10/624,965

Filing Date:

07/21/2003

Examiner:

Unassigned

Group Art Unit:

2183

Docket No.:

M-15170 US

Irvine, California December 22, 2003

COMMISSIONER FOR PATENTS Alexandria, VA 22313-1450

## <u>INFORMATION DISCLOSURE STATEMENT</u> <u>UNDER 37 C.F.R. §1.97 AND § 1.98</u>

Dear Sir:

Pursuant to 37 C.F.R. §1.97 and §1.98, Applicant calls the following documents (copies enclosed) to the attention of the Examiner. It is respectfully requested that the cited references be expressly considered during the prosecution of this application, and the references be made of record therein and appear among the "references cited" on any patent to issue therefrom.

A PTO form 1449 listing these documents is enclosed.

Citation of the above documents shall not be construed as:

1. an admission that the documents are necessarily prior art with respect to the instant invention;

LAW OFFICES OF MACPHERSON, KWOK CHEN & HEID LLP

> 2402 MICHELSON DRIVE SUITE 210 IRVINE, CA 92612 (949) 752-7040 FAX (949) 752-7049

- 2. a representation that a search has been made, or
- 3. an admission that the information cited herein is, or is considered to be material to patentability as defined in §1.56(b).

Applicant(s) believes that <u>no fee is required</u> for submission of this statement. However, if a fee is required, the Commissioner is authorized to deduct such fee from the undersigned's Deposit Account No. 50-2257. Please deduct any additional fees from, or credit any overpayment to the above-noted Deposit Account.

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, Alexandria, VA 22313-1450, on December 22, 2003.

Eric Hoover

December 22, 2003

Respectfully submitted,

Jon W Hallman

Attorney for Applicant(s)

Reg. No. 42,622

LAW OFFICES OF MACPHERSON, KWOK CHEN & HEID LLP

2402 MICHELSON DRIVE SUITE 210 IRVINE, CA 92612 (949) 752-7040 FAX (949) 752-7049

U.S. Departme	mmerce, Patent and	Atty Docket N	No.	Serial No.							
		M-15170 US		10/624,965							
INFORM	DISCLOSURE ST	Applicant(s)									
OIPE	(Use several sheets	Kevin E. Sallese									
1		Filing Date Group									
DEC 2 9 20	103 (5)				07/21/2003		2183				
U.S. Patent Documents											
*Examilie DEM		Document	······································				Filing Date				
Initial		Number	Date	Name	Class	Subclass	If Approp	oriate			
	AA										
	AB										
	AC					<u></u>					
	AD										
	AF										
	AF										
	AG										
	AH										
	AI										
	AJ										
	AK										
	<u> </u>		Foreign P	atent Documents		1					
			<u> </u>				Trans	slation			
		Document	Date	Country	Class	Subclass	Yes	No			
	AL										
	AM										
	AN			<del></del>							
	AO										
	AP										
		OTHER A	ART (Including Aut	hor Title Date Pe	ertinent Pages F	tc)		.l			
	AQ						Daveloner				
	AQ	Streamline Design Efforts With The New SPI4-2 Interface, by John Deatherage, Intel Developer UPDATE Magazine, September 2002									
	AR	3.3V Programmable Skew PLL Clock Driver Turboclock, IDT5V991A, Commercial and Industrial Temperature Ranges, September 2001									
W 10	AS	One-PLL General Purpose Flash-Programmable Clock Generator, CY22050, Cypress Semiconductor Corporation, San Jose, CA, Revised December 14, 2002									
Examiner			Date Considered								
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.											

U.S. Departme	mmerce, Patent and	Atty Docket N	0.	Serial No.							
			M-15170 US		10/624,965						
INFORM	DISCLOSURE S'	PPLICANT	Applicant(s)								
OPE	40.	(Use several sheet	Kevin E. Sallese								
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\					Filing Date Group					
DEC 5 9 50	(1) (1)				07/21/2003		2183				
PER	8	U.S. Patent Documents									
*Examiner AD	MATERIAL	Document					Filing Date				
Initial		Number	Date	Name	Class	Subclass	If Approp	priate			
	AA										
	AB										
	AC					<del></del>					
	AD										
	AE										
	AF					<del></del>					
	AG										
	AH										
	AI										
	AJ	<u></u>									
	AK										
			Foreign Pa	atent Documents							
		<b>Y</b>					Tran	slation			
		Document	Date	Country	Class	Subclass	Yes	No			
	AL										
	AM										
	AN										
	AO										
	AP										
		OTHER	ART (Including Aut	hor, Title, Date, Pe	rtinent Pages, Et	c.)					
	AQ	ICS541, PLL Clock Divider, Revision 021303, Integrated Circuit Systems, Inc.									
	AR	User Programmable Laser Engine Pixel Clock Generator, ICS1574B, 08/31/2000									
	AS	EEPROM Programmable 3-PLL Clock Generator IC, FS6370-01, AMI Semiconductor									
Examiner			Date Considered								
			red, whether or not of dered. Include cop				_				